Freeform Search

	EPO Abstracts Database JPO Abstracts Database Derwent World Patents Index IBM Technical Disclosure Bulletins	
Term:	17 and L11	
Display:	20 Documents in Display Format: -	Starting with Numb
Generate	: C Hit List @ Hit Count C Side by Side C	Image

Search History

DATE: Wednesday, May 31, 2006 Printable Copy Create Case

Set Name Query			Hit Count Set Name result set		
•					
DB=P	GPB,USPT,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR				
<u>L12</u>	17 and L11	14	<u>L12</u>		
<u>L11</u>	(degree or level) near2 associativity	223	<u>L11</u>		
<u>L10</u>	17 not 19	26	<u>L10</u>		
<u>L9</u>	17 and L8	13	<u>L9</u>		
<u>L8</u>	mask\$	643404	<u>L8</u>		
<u>L7</u>	12 and L6	39	<u>L7</u>		
<u>L6</u>	711/128.ccls.	636	<u>L6</u>		
<u>L5</u>	13 and 14	70	<u>L5</u>		
<u>L4</u>	associative near2 cache	3672	<u>L4</u>		
<u>L3</u>	(alter\$ or modif\$ or chang\$ or reconfig\$) near2 cache near2 associat\$	248	<u>L3</u>		
<u>L2</u>	(alter\$ or modif\$ or chang\$ or reconfig\$) near2 associativ\$	631	<u>L2</u>		
<u>L1</u>	5367653.pn.	2	<u>L1</u>		

END OF SEARCH HISTORY

USPTO

Subscribe (Full Service) Register (Limited Service, Free) Login

• The ACM Digital Library

C The Guide

associative cache +associativity level degree

SEARCH



Feedback Report a problem Satisfaction survey

Terms used associative cache associativity level degree

Found 1,755 of 73,195 searched out of 103,981.

Sort results by

relevance

Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

Display results

expanded form

Open results in a new window

Results 1 - 20 of 200

Result page: **1** <u>2</u> <u>3</u> <u>4</u> <u>5</u> <u>6</u> <u>7</u> <u>8</u> <u>9</u> <u>10</u>

Relevance scale 🔲 📟 📟 🔳

Best 200 shown

Set-associative cache simulation using generalized binomial trees Rabin A. Sugumar, Santosh G. Abraham

February 1995 ACM Transactions on Computer Systems (TOCS), Volume 13 Issue 1

Publisher: ACM Press

Full text available: pdf(1.51 MB)

Additional Information: full citation, abstract, references, citings, index terms, review

Set-associative caches are widely used in CPU memory hierarchies, I/O subsystems, and file systems to reduce average access times. This article proposes an efficient simulation technique for simulating a group of set-associative caches in a single pass through the address trace, where all caches have the same line size but varying associativities and varying number of sets. The article also introduces a generalization of the ordinary binomial tree and presents a representation of caches in ...

Keywords: all-associativity simulation, binomial tree, cache modeling, inclusion properties, set-associative caches, single-pass simulation, trace-driven simulation

2 Processor microarchitecture I: Partitioned first-level cache design for clustered



microarchitectures

Paul Racunas, Yale N. Patt

June 2003 Proceedings of the 17th annual international conference on Supercomputing

Publisher: ACM Press

Full text available: pdf(191.74 KB)

Additional Information: full citation, abstract, references, citings, index terms

The high clock frequencies of modern superscalar processors make the wire delay incurred in moving data across the processor chip a significant concern. As frequencies continue to increase, it will become more difficult for a centralized first level data cache to supply the timely data bandwidth required by superscalar processors. This paper presents a complete solution for the partitioning of the first level of the memory hierarchy. The first level data cache is split into several independent pa ...

Keywords: clustered microarchitecture, partitioned cache

Session 8C: The set-associative cache performance of search trees James D. Fix

January 2003 Proceedings of the fourteenth annual ACM-SIAM symposium on Discrete algorithms

Publisher: Society for Industrial and Applied Mathematics

Full text available: pdf(787.50 KB) Additional Information: full citation, abstract, references, index terms

We consider the costs of access to data stored in search trees assuming that those memory accesses are managed with a cache. Our cache memory model is two-level, has a small degree of set-associativity, and uses LRU replacement, and we consider the number of cache misses that a set of accesses incurs. For standard tree access--searches and traversals---changing the degree of set-associativity has no effect on performance. To explain this, we develop general stochastic access models, an adaptation ...

4 Cache memory performance in a unix enviroment

Cedell Alexander, William Keshlear, Furrokh Cooper, Faye Briggs

June 1986 ACM SIGARCH Computer Architecture News, Volume 14 Issue 3

Publisher: ACM Press

Full text available: pdf(2.10 MB)

Additional Information: full citation, citings, index terms

⁵ On the inclusion properties for multi-level cache hierarchies

🙈 J.-L. Baer, W.-H. Wang

May 1988 ACM SIGARCH Computer Architecture News, Proceedings of the 15th Annual International Symposium on Computer architecture ISCA '88,

Volume 16 Issue 2

Publisher: IEEE Computer Society Press, ACM Press

Full text available: pdf(886.24 KB)

Additional Information: full citation, abstract, references, citings, index terms

The inclusion property is essential in reducing the cache coherence complexity for multiprocessors with multilevel cache hierarchies. We give some necessary and sufficient conditions for imposing the inclusion property for fully- and set-associative caches which allow different block sizes at different levels of the hierarchy. Three multiprocessor structures with a two-level cache hierarchy (single cache extension, multiport second-level cache, bus-based) are examined. The feasibility of im ...

6 Towards a theory of cache-efficient algorithms

Sandeep Sen, Siddhartha Chatterjee, Neeraj Dumir

November 2002 Journal of the ACM (JACM), Volume 49 Issue 6

Publisher: ACM Press

Full text available: pdf(273.41 KB) Additional Information: full citation, abstract, references, index terms

We present a model that enables us to analyze the running time of an algorithm on a computer with a memory hierarchy with limited associativity, in terms of various cache parameters. Our cache model, an extension of Aggarwal and Vitter's I/O model, enables us to establish useful relationships between the cache complexity and the I/O complexity of computations. As a corollary, we obtain cache-efficient algorithms in the single-level cache model for fundamental problems like sorting, FFT, and an i ...

Keywords: Hierarchical memory, I/O complexity, lower bound

7 The V-Way Cache: Demand Based Associativity via Global Replacement

Moinuddin K. Qureshi, David Thompson, Yale N. Patt

May 2005 ACM SIGARCH Computer Architecture News, Proceedings of the 32nd Annual International Symposium on Computer Architecture ISCA '05,

Volume 33 Issue 2

Publisher: IEEE Computer Society, ACM Press

Full text available: pdf(231.93 KB) Additional Information: full citation, abstract, index terms

As processor speeds increase and memory latency becomes more critical, intelligent design and management of secondary caches becomes increasingly important. The efficiency of current set-associative caches is reduced because programs exhibit a non-uniform distribution of memory accesses across different cache sets. We propose a technique to vary the associativity of a cache on a per-set basis in response to the demands of the program. By increasing the number of tag-store entries relative to the ...

Jean-Loup Baer, Wen-Hann Wang

August 1998 25 years of the international symposia on Computer architecture (selected papers)

Publisher: ACM Press

Full text available: pdf(876.77 KB) Additional Information: full citation, references, citings, index terms

Cache optimization for embedded processor cores: An analytical approach

Arijit Ghosh, Tony Givargis

October 2004 ACM Transactions on Design Automation of Electronic Systems (TODAES), Volume 9 Issue 4

Publisher: ACM Press

Full text available: pdf(236.72 KB) Additional Information: full citation, abstract, references, index terms

Embedded microprocessor cores are increasingly being used in embedded and mobile devices. The software running on these embedded microprocessor cores is often a priori known; thus, there is an opportunity for customizing the cache subsystem for improved performance. In this work, we propose an efficient algorithm to directly compute cache parameters satisfying desired performance criteria. Our approach avoids simulation and exhaustive exploration, and, instead, relies on an exact algorithmic ...

Keywords: Cache optimization, core-based design, design space exploration, system-ona-chip

10 Decoupled sectored caches: conciliating low tag implementation cost

A. Seznec

April 1994 ACM SIGARCH Computer Architecture News, Proceedings of the 21ST annual international symposium on Computer architecture ISCA '94, Volume 22 Issue 2

Publisher: IEEE Computer Society Press, ACM Press

Full text available: pdf(1.06 MB)

Additional Information: full citation, abstract, references, citings, index terms

Sectored caches have been used for many years in order to reconcile low tag array size and small or medium block size. In a sectored cache, a single address tag is associated with a sector consisting on several cache lines, while validity, dirty and coherency tags are associated with each of the inner cache lines. Maintaining a low tag array size is a major issue in many cache designs (e.g. L2 caches). Using a sectored cache is a design trade-off between a low size of the tag array which is possi ...

11 Tradeoffs in two-level on-chip caching

N. P. Jouppi, S. J. E. Wilton

April 1994 ACM SIGARCH Computer Architecture News, Proceedings of the 21ST annual international symposium on Computer architecture ISCA '94, Volume 22 Issue 2

Publisher: IEEE Computer Society Press, ACM Press

Additional Information: full citation, abstract, references, citings, index Full text available: pdf(1.16 MB) terms

The performance of two-level on-chip caching is investigated for a range of technology and architecture assumptions. The area and access time of each level of cache is modeled in detail. The results indicate that for most workloads, two-level cache configurations (with a set-associative second level) perform marginally better than single-level cache configurations that require the same chip area once the first-level cache sizes are 64KB or larger. Two-level configurations become even more import ...

12 The pool of subsectors cache design

Jeffrey B. Rothman, Alan Jay Smith

May 1999 Proceedings of the 13th international conference on Supercomputing

Publisher: ACM Press

Full text available: pdf(1.69 MB) Additional Information; full citation, references, citings, index terms

13 Cache performance of operating system and multiprogramming workloads

Anant Agarwal, John Hennessy, Mark Horowitz

November 1988 ACM Transactions on Computer Systems (TOCS), Volume 6 Issue 4

Publisher: ACM Press

Full text available: pdf(3.16 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>, <u>review</u>

Large caches are necessary in current high-performance computer systems to provide the required high memory bandwidth. Because a small decrease in cache performance can result in significant system performance degradation, accurately characterizing the performance of large caches is important. Although measurements on actual systems have shown that operating systems and multiprogramming can affect cache performance, previous studies have not focused on these effects. We have developed a pro ...

14 <u>Trace-driven simulations for a two-level cache design in open bus systems</u>

Håkon O. Bugge, Ernst H. Kristiansen, Bjørn O. Bakka

May 1990 ACM SIGARCH Computer Architecture News, Proceedings of the 17th

annual international symposium on Computer Architecture ISCA '90, Volume 18 Issue 3a

Publisher: ACM Press

Full text available: pdf(1.20 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> terms

Two-level cache hierarchies will be a design issue in future high-performance CPUs. In this paper we evaluate various metrics for data cache* designs. We discuss both one- and two-level cache hierarchies. Our target is a new 100+ mips CPU, but the methods are applicable to any cache design. The basis of our work is a new trace-driven, multiprocess cache simulator. The simulator incorporates a simple priority-based scheduler which controls the execution ...

¹⁵ A case for two-way skewed-associative caches

André Seznec

May 1993 ACM SIGARCH Computer Architecture News, Proceedings of the 20th annual international symposium on Computer architecture ISCA '93, Volume

21 Issue 2
Publisher: ACM Press

Full text available: pdf(975.20 KB) Additional Information: full citation, references, citings, index terms

16 Inexpensive implementations of set-associativity

R. E. Kessler, R. Jooss, A. Lebeck, M. D. Hill

April 1989 ACM SIGARCH Computer Architecture News, Proceedings of the 16th annual international symposium on Computer architecture ISCA '89, Volume 17 Issue 3

Publisher: ACM Press

Full text available: pdf(1.16 MB)

Additional Information: <u>full citation</u>, <u>abstract</u>, <u>references</u>, <u>citings</u>, <u>index</u> <u>terms</u>

The traditional approach to implementing wide set-associativity is expensive, requiring a wide tag memory (directory) and many comparators. Here we examine alternative implementations of associativity that use hardware similar to that used to implement a direct-mapped cache. One approach scans tags serially from most-recently used to least-recently used. Another uses a partial compare of a few bits from each tag to reduce the number of tags that must be examined serially. The drawback of bo ...

17 <u>Use-Based Register Caching with Decoupled Indexing</u>

J. Adam Butts, Gurindar S. Sohi

March 2004 ACM SIGARCH Computer Architecture News, Proceedings of the 31st annual international symposium on Computer architecture ISCA '04,

Volume 32 Issue 2

Publisher: IEEE Computer Society, ACM Press

Full text available: pdf(182.25 KB) Additional Information: full citation, abstract

Wide, deep pipelines need many physical registers hold the results of in-flight instructions. Simultaneously, high clock frequencies prohibit using largeregister files and bypass networks without a significant performance penalty. Previously proposed techniquesusing register caching to reduce this penalty sufferfrom several problems including poor insertion and replacement decisions and the need for a fully-associative cache for good performance. We present novelmechanisms for managing and indexin ...

18 Cache Optimization For Embedded Processor Cores: An Analytical Approach Arijit Ghosh, Tony Givarqis

November 2003 Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design

Publisher: IEEE Computer Society

Full text available: pdf(141.16 KB) Additional Information: full citation, abstract, index terms

Embedded microprocessor cores are increasingly beingused in embedded and mobile devices. The softwarerunning on these embedded microprocessor cores is often apriori known, thus, there is an opportunity for customizingthe cache subsystem for improved performance. In thiswork, we propose an efficient algorithm to directly computecache parameters satisfying desired performance criteria. Our approach avoids simulation and exhaustive exploration, and, instead, relies on an exact algorithmicapproach. We ...

Keywords: Cache Optimization, Core-Based Design, Design Space Exploration, Systemon-a-Chip

19 System-level power optimization: techniques and tools

Luca Benini, Giovanni de Micheli

April 2000 ACM Transactions on Design Automation of Electronic Systems (TODAES),

Volume 5 Issue 2

Publisher: ACM Press

Full text available: pdf(385.22 KB)

Additional Information: full citation, abstract, references, citings, index terms

This tutorial surveys design methods for energy-efficient system-level design. We consider electronic sytems consisting of a hardware platform and software layers. We consider the three major constituents of hardware that consume energy, namely computation, communication, and storage units, and we review methods of reducing their energy consumption. We also study models for analyzing the energy cost of software, and methods for energy-efficient software design and compilation. This survery ...

20 Cache: Enhancing data cache reliability by the addition of a small fully-associative

e replication cache

Wei Zhang

June 2004 Proceedings of the 18th annual international conference on Supercomputing

Publisher: ACM Press

Full text available: pdf(265.07 KB) Additional Information: full citation, abstract, references, index terms

Soft error conscious cache design is a necessity for reliable computing. ECC or parity-based integrity checking technique in use today either compromises performance for reliability or vice versa, and the N modular redundancy (NMR) scheme is too costly for microprocessors and applications with stringent cost constraint. This paper proposes a novel and cost-effective solution to enhance data reliability with minimum impact on performance. The idea is to add a small fully-associative cache to stor ...

Keywords: in-cache replication, soft error, write-back cache

Results 1 - 20 of 200 Result page: 1 2 3 4 5 6 7 8 9 10 next



Welcome United States Patent and Trademark Office

Search Res	sults			BROWSE SEARCH	IEEE XPLORE GUI	DE SUPPORT
Your searc	"((associative <in>meta h matched 238 of 1351415 n of 100 results are displaye</in>	documen	ıts.	(cache <in>metadata))" ge, sorted by Relevance in Descending</in>	order.	☑ e-mail 🖶 printer friendly
» Search O	ptions					
View Sessi	on History	Modify Search				
New Searc	•	((associative <in>metadata) <and>(cache<in>metadata))</in></and></in>				
	<u></u>		Che	ck to search only within this results set		
» Other Res (Available F	sources For Purchase)	Dis	play	Format: Citation C Citation &	Abstract	
Top Book	Results	€ vie	ew s	elected items Select All Deselect A	<u>∖II</u> View: 1	-25 <u>26-50</u> <u>51-75</u> <u>76-100</u>
Shared-Me			1.	Reactive-associative caches Batson, B.; Vijaykumar, T.N.; Parallel Architectures and Compilation 1 Conference on 8-12 Sept. 2001 Page(s):49 - 60 Digital Object Identifier 10.1109/PACT.2	Fechniques, 2001. Proceedin	
» Key				AbstractPlus Full Text: PDF(1328 KB) Rights and Permissions	IEEE CNF	
IEEE JNL	IEEE Journal or			rights and remissions		
	Magazine		2.	Design of an adjustable-way set-asso	ciative cache	
IEE JNL	IEE Journal or Magazine IEEE Conference Proceeding			Hsin-Chuan Chen; Jen-Shiun Chiang; <u>Communications</u> , <u>Computers and signal</u> <u>Conference on</u> Volume 1, 26-28 Aug. 2001 Page(s):31		. 2001 IEEE Pacific Rim
IEE CNF	IEE Conference Proceeding			Digital Object Identifier 10.1109/PACRIM	M.2001.953586	
IEEE STD	IEEE Standard			AbstractPlus Full Text: PDF(360 KB) Rights and Permissions	IEEE CNF	
		, atom	3.	Pseudo 3-way set-associative cache: Yongjoon Lee; Byung-Kwon Chung; Electrical and Computer Engineering, 19 Volume 1, 9-12 May 1999 Page(s):391 Digital Object Identifier 10.1109/CCECE AbstractPlus Full Text: PDF(468 KB) Rights and Permissions	999 IEEE Canadian Conferer - 396 vol.1 1999.807230	
			4.	Hierarchical multiple associative map Zarandi, H.R.; Miremadi, S.G.; Engineering of Computer-Based System and Workshops on the 4-7 April 2005 Page(s):95 - 101 Digital Object Identifier 10.1109/ECBS.2 AbstractPlus Full Text: PDF(136 KB) Rights and Permissions	ns, 2005, ECBS '05, 12th IEE	<u>:E International Conference</u>
			5.	A way-halting cache for low-energy h Chuanjun Zhang; Vahid, F.; Jun Yang; N Low Power Electronics and Design, 200 Symposium on 9-11 Aug. 2004 Page(s):126 - 131 Digital Object Identifier 10.1109/LPE.200 AbstractPlus Full Text: PDF(591 KB)	Najjar, W.; 4. ISLPED '04. Proceedings 04.1349322	of the 2004 International

Rights and Permissions

10	Chenxi Zhang; Xiaodong Zhang; Yong Yan; <u>Micro, IEEE</u> Volume 17, Issue 5, SeptOct. 1997 Page(s):40 - 49 Digital Object Identifier 10.1109/40.621212 <u>AbstractPlus</u> <u>References</u> Full Text: <u>PDF</u> (124 KB) IEEE JNL
	Rights and Permissions
	7. A fully associative software-managed cache design Hallnor, E.G.; Reinhardt, S.K.; Computer Architecture, 2000. Proceedings of the 27th International Symposium on 2000 Page(s):107 - 116
	AbstractPlus Full Text: PDF(944 KB) IEEE CNF Rights and Permissions
	8. Generalizing timing predictions to set-associative caches Mueller, F.; Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on 11-13 June 1997 Page(s):64 - 71 Digital Object Identifier 10.1109/EMWRTS.1997.613765
	AbstractPlus Full Text: PDF(860 KB) IEEE CNF Rights and Permissions
	9. Stack evaluation of arbitrary set-associative multiprocessor caches Yuguang Wu; Muntz, R.; Parallel and Distributed Systems, IEEE Transactions on Volume 6, Issue 9, Sept. 1995 Page(s):930 - 942 Digital Object Identifier 10.1109/71.466631
	AbstractPlus References Full Text: PDF(1240 KB) IEEE JNL Rights and Permissions
	10. Improving performance of large physically indexed caches by decoupling memory addresses from cache addresses Rui Min; Yiming Hu; Computers, IEEE Transactions on Volume 50, Issue 11, Nov. 2001 Page(s):1191 - 1201 Digital Object Identifier 10.1109/12.966494 AbstractPlus References Full Text: PDF(3100 KB) IEEE JNL Rights and Permissions
口	11. Snug set-associative caches. Reducing leakage power while improving performance Jia-Jhe Li; Yuan-Shin Hwang; Low Power Electronics and Design, 2005. ISLPED '05. Proceedings of the 2005 International Symposium on 8-10 Aug. 2005 Page(s):345 - 350 AbstractPlus Full Text: PDF(413 KB) IEEE CNF Rights and Permissions
	12. Variable-way set associative cache design for embedded system applications Aly, R.E.; Nallamilli, B.R.; Bayoumi, M.A.; Circuits and Systems, 2003. MWSCAS '03. Proceedings of the 46th IEEE International Midwest Symposium on Volume 3, 27-30 Dec. 2003 Page(s):1435 - 1438 Vol. 3 AbstractPlus Full Text: PDF(1152 KB) IEEE CNF Rights and Permissions
	13. A Way-Halting Cache for Low-Energy High-Performance Systems Chuanjun Zhang; Vahid, F.; Jun Yang; Najjar, W.; Low Power Electronics and Design, 2004. ISLPED '04. Proceedings of the 2004 International Symposium on 2004 Page(s):126 - 131
	AbstractPlus Full Text: PDF(168 KB) IEEE CNF Rights and Permissions

^{14.} Power-aware deterministic block allocation for low-power way-selective cache structure

	Jung-Wook Park; Gi-Ho Park; Sung-Bae Park; Shin-Dug Kim; <u>Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on</u> 11-13 Oct. 2004 Page(s):42 - 47 Digital Object Identifier 10.1109/ICCD.2004.1347896
	AbstractPlus Full Text: PDF(346 KB) IEEE CNF Rights and Permissions
	15. IPC driven dynamic associative cache architecture for low energy Nadathur, S.; Tyagi, A.; Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on 11-13 Oct. 2004 Page(s):472 - 479 Digital Object Identifier 10.1109/ICCD.2004.1347964 AbstractPlus Full Text: PDF(301 KB) IEEE CNF Rights and Permissions
	16. Partial tag comparison: a new technology for power-efficient set-associative cache designs Min, R.; Zhiyong Xu; Yiming Hu; Jone, WB.; VLSI Design, 2004. Proceedings. 17th International Conference on 2004 Page(s):183 - 188 Digital Object Identifier 10.1109/ICVD.2004.1260922 AbstractPlus Full Text: PDF(518 KB) IEEE CNF Rights and Permissions
	17. Reducing set-associative cache energy via way-prediction and selective direct-mapping Powell, M.D.; Agarwal, A.; Vijaykumar, T.N.; Falsafi, B.; Roy, K.; Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International Symposium on 1-5 Dec. 2001 Page(s):54 - 65 Digital Object Identifier 10.1109/MICRO.2001.991105 AbstractPlus Full Text: PDF(1433 KB) IEEE CNF Rights and Permissions
	18. UltraSPARC-III: a 3rd generation 64 b SPARC microprocessor Lauterbach, G.; Greenley, D.; Ahmed, S.; Boffey, M.; Chamdani, J.; Si-En Chang; Chen, D.; Yu Fang; Holdbrook, K.; Hsieh, M.; Keish, B.; Melanson, R.; Narasimhaiah, C.; Petolino, J.; Tung Pham; Le Quach; Kit Tam; Duong Tong; Liuxi Yang; Kui Yau; Solid-State Circuits Conference, 2000. Digest of Technical Papers. ISSCC. 2000 IEEE International 7-9 Feb. 2000 Page(s):410 - 411 Digital Object Identifier 10.1109/ISSCC.2000.839837 AbstractPlus Full Text: PDF(239 KB) IEEE CNF Rights and Permissions
	19. A novel cache architecture to support layer-four packet classification at memory access speeds Jun Xu; Singhal, M.; Degroat, J.; INFOCOM 2000. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies. Proceedings. IEEE Volume 3, 26-30 March 2000 Page(s):1445 - 1454 vol.3 Digital Object Identifier 10.1109/INFCOM.2000.832542 AbstractPlus Full Text: PDF(1176 KB) IEEE CNF Rights and Permissions
***	Way-predicting set-associative cache for high performance and low energy consumption Inoue, K.; Ishihara, T.; Murakami, K.; Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on 1999 Page(s):273 - 275 AbstractPlus Full Text: PDF(208 KB) IEEE CNF Rights and Permissions
	21. Modeling and analysis of the difference-bit cache Kulkarni, A.; Chander, N.; Pillai, S.; John, L.; VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on 19-21 Feb. 1998 Page(s):140 - 145

Digital Object Identifier 10.1109/GLSV.1998.665215

<u>AbstractPlus</u> | Full Text: <u>PDF</u>(44 KB) IEEE CNF

<u>Rights and Permissions</u>

22. A Way-Halting Cache for Low-Energy High-Performance Systems Chuanjun Zhang; Vahid, F.; Jun Yang; Walid, W.; Computer Architecture Letters, IEEE Volume 2, Issue 1, Jan.-Feb. 2003 Page(s):5 - 5 Digital Object Identifier 10.1109/L-CA.2003.2 AbstractPlus | Full Text: PDF(128 KB) | IEEE JNL Rights and Permissions 23. A model of workloads and its use in miss-rate prediction for fully associative caches Singh, J.P.; Stone, H.S.; Thiebaut, D.F.; Computers, IEEE Transactions on Volume 41, Issue 7, July 1992 Page(s):811 - 825 Digital Object Identifier 10.1109/12.256450 AbstractPlus | Full Text: PDF(1372 KB) IEEE JNL Rights and Permissions 24. Modeling live and dead lines in cache memory systems Mendelson, A.; Thiebaut, D.; Pradhan, D.K.; Computers, IEEE Transactions on Volume 42, Issue 1, Jan. 1993 Page(s):1 - 14 Digital Object Identifier 10.1109/12.192209 AbstractPlus | Full Text: PDF(1000 KB) IEEE JNL Rights and Permissions 25. Mitigating soft errors in highly associative cache with CAM-based tag Hung, L.D.; Goshima, M.; Sakai, S.;

Computer Design, 2005. Proceedings. 2005 International Conference on

2-5 Oct. 2005 Page(s):342 - 347

Rights and Permissions

Digital Object Identifier 10.1109/ICCD.2005.76

<u>AbstractPlus</u> | Full Text: <u>PDF(</u>352 KB) | IEEE CNF

View: 1-25 | 26-50 | 51-75 | 76-100

Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved

indexed by



Welcome United States Patent and Trademark Office

□ Search Results **BROWSE SEARCH IEEE XPLORE GUIDE** SUPPORT Results for "((associative cache)<in>metadata)" e-mail A printer triendly Your search matched 132 of 1351415 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options **Modify Search** View Session History ((associative cache)<in>metadata) Search :> **New Search** Check to search only within this results set Display Format: Citation Citation & Abstract » Other Resources (Available For Purchase) **Top Book Results** view selected items Select All Deselect All View: 1-25 | 26-50 | 51-75 | 76-100 The Cache Coherence Problem in Shared-Memory Multiprocessors 1. Design of an adjustable-way set-associative cache by Tartalja, I.; Milutinović, Hsin-Chuan Chen; Jen-Shiun Chiang; Communications, Computers and signal Processing, 2001. PACRIM. 2001 IEEE Pacific Rim Paperback, Edition: 1 Conference on View All 1 Result(s) Volume 1, 26-28 Aug. 2001 Page(s):315 - 318 vol.1 Digital Object Identifier 10.1109/PACRIM.2001.953586 AbstractPlus | Full Text: PDF(360 KB) IEEE CNF » Key Rights and Permissions IEEE Journal or **IEEE JNL** Magazine 2. Reactive-associative caches Batson, B.; Vijaykumar, T.N.; **IEE JNL** IEE Journal or Magazine Parallel Architectures and Compilation Techniques, 2001. Proceedings. 2001 International **IEEE Conference IEEE CNF** Conference on Proceeding 8-12 Sept. 2001 Page(s):49 - 60 IEE Conference **IEE CNF** Digital Object Identifier 10.1109/PACT.2001.953287 Proceeding AbstractPlus | Full Text: PDF(1328 KB) IEEE CNF IEEE STD IEEE Standard Rights and Permissions 3. Pseudo 3-way set-associative cache: a way of reducing miss ratio with fast access time П Yongjoon Lee; Byung-Kwon Chung; Electrical and Computer Engineering, 1999 IEEE Canadian Conference on Volume 1, 9-12 May 1999 Page(s):391 - 396 vol.1 Digital Object Identifier 10.1109/CCECE.1999.807230 AbstractPlus | Full Text: PDF(468 KB) | IEEE CNF Rights and Permissions 4. Two fast and high-associativity cache schemes Chenxi Zhang; Xiaodong Zhang; Yong Yan; Micro, IEEE

Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on

11-13 Oct. 2004 Page(s):42 - 47

Digital Object Identifier 10.1109/ICCD.2004.1347896

Volume 17, Issue 5, Sept.-Oct. 1997 Page(s):40 - 49

AbstractPlus | References | Full Text: PDF(124 KB) | IEEE JNL

Digital Object Identifier 10.1109/40.621212

AbstractPlus | Full Text: PDF(346 KB) | IEEE CNF

Rights and Permissions

Rights and Permissions

^{5.} Power-aware deterministic block allocation for low-power way-selective cache structure Jung-Wook Park; Gi-Ho Park; Sung-Bae Park; Shin-Dug Kim;

^{6.} Reducing set-associative cache energy via way-prediction and selective direct-mapping

Powell, M.D.; Agarwal, A.; Vijaykumar, T.N.; Falsafi, B.; Roy, K.; Microarchitecture, 2001. MICRO-34. Proceedings. 34th ACM/IEEE International Symposium on 1-5 Dec. 2001 Page(s):54 - 65 Digital Object Identifier 10.1109/MICRO.2001.991105 AbstractPlus | Full Text: PDF(1433 KB) IEEE CNF Rights and Permissions 7. Generalizing timing predictions to set-associative caches Mueller, F.: Real-Time Systems, 1997. Proceedings., Ninth Euromicro Workshop on 11-13 June 1997 Page(s):64 - 71 Digital Object Identifier 10.1109/EMWRTS.1997.613765 AbstractPlus | Full Text: PDF(860 KB) IEEE CNF Rights and Permissions 8. A model of workloads and its use in miss-rate prediction for fully associative caches Singh, J.P.; Stone, H.S.; Thiebaut, D.F.; Computers, IEEE Transactions on Volume 41, Issue 7, July 1992 Page(s):811 - 825 Digital Object Identifier 10.1109/12.256450 AbstractPlus | Full Text: PDF(1372 KB) IEEE JNL Rights and Permissions 9. Use-based register caching with decoupled indexing Butts, J.A.; Sohi, G.S.; Computer Architecture, 2004. Proceedings. 31st Annual International Symposium on 19-23 June 2004 Page(s):302 - 313 Digital Object Identifier 10.1109/ISCA.2004.1310783 AbstractPlus | Full Text: PDF(327 KB) | IEEE CNF Rights and Permissions 10. An area model for on-chip memories and its application Mulder, J.M.; Quach, N.T.; Flynn, M.J.; Solid-State Circuits, IEEE Journal of Volume 26, Issue 2, Feb. 1991 Page(s):98 - 106 Digital Object Identifier 10.1109/4.68123 AbstractPlus | Full Text: PDF(760 KB) | IEEE JNL Rights and Permissions 11. Partial tag comparison: a new technology for power-efficient set-associative cache designs Min, R.; Zhiyong Xu; Yiming Hu; Jone, W.-B.; VLSI Design, 2004. Proceedings. 17th International Conference on 2004 Page(s):183 - 188 Digital Object Identifier 10.1109/ICVD.2004.1260922 AbstractPlus | Full Text: PDF(518 KB) | IEEE CNF Rights and Permissions 12. Way-predicting set-associative cache for high performance and low energy consumption П Inoue, K.; Ishihara, T.; Murakami, K.; Low Power Electronics and Design, 1999. Proceedings. 1999 International Symposium on 1999 Page(s):273 - 275 AbstractPlus | Full Text: PDF(208 KB) | IEEE CNF Rights and Permissions 13. Modeling and analysis of the difference-bit cache \Box Kulkarni, A.; Chander, N.; Pillai, S.; John, L.; VLSI, 1998. Proceedings of the 8th Great Lakes Symposium on 19-21 Feb. 1998 Page(s):140 - 145 Digital Object Identifier 10.1109/GLSV.1998.665215 AbstractPlus | Full Text: PDF(44 KB) | IEEE CNF Rights and Permissions 14. Timing analysis for data caches and set-associative caches

White, R.T.; Mueller, F.; Healy, C.A.; Whalley, D.B.; Harmon, M.G.;

Digital Object Identifier 10.1109/RTTAS.1997.601358 AbstractPlus | Full Text: PDF(1216 KB) IEEE CNF Rights and Permissions 15. Improving direct-mapped cache performance by the addition of a small fully-associative cache and prefetch buffers Jouppi, N.P.; Computer Architecture, 1990. Proceedings. 17th Annual International Symposium on 28-31 May 1990 Page(s):364 - 373 Digital Object Identifier 10.1109/ISCA.1990.134547 AbstractPlus | Full Text: PDF(880 KB) | IEEE CNF Rights and Permissions 16. Improving performance of large physically indexed caches by decoupling memory addresses from cache addresses Rui Min; Yiming Hu; Computers, IEEE Transactions on Volume 50, Issue 11, Nov. 2001 Page(s):1191 - 1201 Digital Object Identifier 10.1109/12.966494 AbstractPlus | References | Full Text: PDF(3100 KB) | IEEE JNL Rights and Permissions 17. Variable-way set associative cache design for embedded system applications Aly, R.E.; Nallamilli, B.R.; Bayoumi, M.A.; Circuits and Systems, 2003. MWSCAS '03. Proceedings of the 46th IEEE International Midwest Symposium on Volume 3, 27-30 Dec. 2003 Page(s):1435 - 1438 Vol. 3 AbstractPlus | Full Text: PDF(1152 KB) IEEE CNF Rights and Permissions 18. IPC driven dynamic associative cache architecture for low energy П Nadathur, S.; Tyagi, A.; Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings. IEEE International Conference on 11-13 Oct. 2004 Page(s):472 - 479 Digital Object Identifier 10.1109/ICCD.2004.1347964 AbstractPlus | Full Text: PDF(301 KB) | IEEE CNF Rights and Permissions 19. Low-power 4-way associative cache for embedded SOC design П Hoon Choi; Myung-Kyoon Yim; Jae-Young Lee; Byeong-Whee Yun; Yun-Tae Lee; ASIC/SOC Conference, 2000. Proceedings. 13th Annual IEEE International 13-16 Sept. 2000 Page(s):231 - 235 Digital Object Identifier 10.1109/ASIC,2000.880707 AbstractPlus | Full Text: PDF(488 KB) | IEEE CNF Rights and Permissions 20. Replication cache: a small fully associative cache to improve data cache reliability Zhang, W.; Computers, IEEE Transactions on Volume 54, Issue 12, Dec. 2005 Page(s):1547 - 1555 Digital Object Identifier 10.1109/TC.2005.202 AbstractPlus | Full Text: PDF(600 KB) IEEE JNL Rights and Permissions 21. Memory system reliability improvement through associative cache redundancy Lucente, M.A.; Harris, C.H.; Muir, R.M.; Solid-State Circuits, IEEE Journal of Volume 26, Issue 3, Mar 1991 Page(s):404 - 409 Digital Object Identifier 10.1109/4.75026 AbstractPlus | Full Text: PDF(496 KB) IEEE JNL Rights and Permissions

Real-Time Technology and Applications Symposium, 1997, Proceedings., Third IEEE

9-11 June 1997 Page(s):192 - 202

22. Modeling live and dead lines in cache memory systems Mendelson, A.; Thiebaut, D.; Pradhan, D.K.; Computers, IEEE Transactions on Volume 42, Issue 1, Jan. 1993 Page(s):1 - 14 Digital Object Identifier 10.1109/12.192209 AbstractPlus | Full Text: PDF(1000 KB) IEEE JNL Rights and Permissions 23. Skewed associativity improves program performance and enhances predictability Bodin, F.; Seznec, A.; Computers, IEEE Transactions on Volume 46, Issue 5, May 1997 Page(s):530 - 544 Digital Object Identifier 10.1109/12.589219 AbstractPlus | References | Full Text: PDF(544 KB) | IEEE JNL Rights and Permissions 24. Analytical modeling of set-associative cache behavior Harper, J.S.; Kerbyson, D.J.; Nudd, G.R.; Computers, IEEE Transactions on Volume 48, Issue 10, Oct. 1999 Page(s):1009 - 1024 Digital Object Identifier 10.1109/12.805152 AbstractPlus | References | Full Text: PDF(632 KB) | IEEE JNL Rights and Permissions 25. Mitigating soft errors in highly associative cache with CAM-based tag Hung, L.D.; Goshima, M.; Sakai, S.; Computer Design, 2005. Proceedings. 2005 International Conference on 2-5 Oct. 2005 Page(s):342 - 347 Digital Object Identifier 10.1109/ICCD.2005.76 AbstractPlus | Full Text: PDF(352 KB) | IEEE CNF Rights and Permissions

View: 1-25 | 26-50 | 51-75 | 76-100

Help Contact Us Privacy & Security IEEE.org
© Copyright 2006 IEEE – All Rights Reserved

indexed by inspec*